Abstract-The performance and threshold voltage variability of fully depleted silicon-on-insulator (FD-SOI) MOSFETs are compared against those of conventional bulk MOSFETs via 3-D device simulation with atomistic doping profiles. Compact (analytical) modeling is then used to estimate six-transistor SRAM cell performance metrics (i.e., read and write margins, and read current) at the 22 nm CMOS technology node. The dependences of these metrics on cell ratio, pull-up ratio, and operating voltage are analyzed for FD-SOI versus bulk SRAM cells. Iso-area and iso-yield comparisons are then made to determine the yield and cell-area benefits of FD-SOI technology, respectively. Finally, the minimum operating voltages (V min ) required for FD-SOI and bulk SRAM cells to meet the six-sigma yield requirement are compared.
I. INTRODUCTION

I
NCREASING variation in transistor performance with gatelength (L GATE ) scaling is a major challenge for continued bulk CMOS technology advancement [1] . The primary causes for random variations in transistor threshold voltage (V TH ) are gate line-edge roughness (LER) and random dopant fluctuations (RDFs) [2] . A lightly doped (fully depleted, FD) siliconon-insulator (SOI) MOSFET structure with a very thin (∼10 nm thick) buried oxide (BOX) layer and a heavily doped substrate ("ground plane") has been shown to be effective for reducing the impact of parameter variations and RDF due to its excellent electrostatic integrity and the elimination of channel doping [3] . Recently, functional SRAM cells were demonstrated using such FD-SOI devices, for the 32 nm technology node and beyond [4] . Furthermore, thin-BOX FD-SOI MOSFET technology has been projected to provide for improved SRAM yield as compared to The gate electrode is a thin metal layer with a specified work function. (b) Experimental data (courtesy of Soitec) for SOI layer thickness (T Si ) variation across a wafer (left) and from wafer to wafer (right). The peak-topeak variation is less than 1 nm.
SOI FinFET technology at the 22 nm technology node [5] . In this paper, which follows [6] , the potential advantages of thin-BOX FD-SOI technology versus bulk CMOS technology with regard to six-transistor (6-T) SRAM cell performance and yield are assessed in detail for the 22 nm technology node.
II. THIN-BOX FD-SOI TECHNOLOGY
A. MOSFET Design Optimization
The thin-BOX FD-SOI CMOSFET designs were optimized via 3-D process and device simulations with advanced physical models including the density-gradient and drift-diffusion transport models [7] and the phenomenological van Dort quantum correction model to account for energy quantization in the channel region. Physical and operating parameters (e.g., gate length, gate oxide thickness, and supply voltage) were taken from the International Technology Roadmap for Semiconductors for low-operating-power (LOP) technology at the 22-nm node [8] . The width of the gate-sidewall spacers (W spacer ) is constrained by the gate-to-contact spacing design rule for the 6-T SRAM cell and was selected to be 15 nm based on [10] and in consideration of the design optimization guidelines in [9] . Fig. 1(a) shows a cross-sectional view of the simulated 0018-9383/$26.00 © 2010 IEEE n-channel MOSFET structure. An implantation-free process is used as follows in order to avoid dopant-atom straggle and defects in the thin body region to minimize RDF-induced variations [10] : faceted raised-source/drain regions are formed by a low-temperature zero-silicon-loss epitaxial growth process with in situ doping (10 20 cm −3 ) to reduce series resistance with minimal increase in gate-sidewall capacitance; then the lightly doped source/drain extension regions are formed by diffusion of dopant atoms from the raised-source/drain regions. The electrical channel length (L eff , defined as the distance between the lateral positions where the source and drain doping concentrations fall to 2 × 10 19 cm −3 [11] ) is tuned by adjusting the duration of the dopant-diffusion anneal step to achieve the maximum drive current for a gate voltage swing and drain bias equal to the supply voltage V DD (0.9 V). The gate work function values were then selected to adjust the nominal V TH values in order to meet the OFF-state leakage current (I OFF ) specification, i.e., 3 nA/μm. The optimized device parameters for the FD-SOI devices are summarized in Table I. For comparison, bulk CMOSFETs meeting the same I OFF specification also were designed (Table I) . Fig. 2 compares the transfer characteristics (I DS versus V GS ) for the optimized n-channel FD-SOI and bulk MOSFET structures. The FD-SOI device exhibits a steeper subthreshold slope due to negligible depletion capacitance and higher drive current due to higher carrier mobility. A summary comparison of device performance parameters is given in Table II . Both the FD-SOI and bulk MOSFET structures meet the general specification for drain-induced barrier lowering (DIBL) to be no greater than 100 mV/V. (DIBL for the bulk devices is comparable to that of the FD-SOI device because of the very shallow source/drain extension depths.)
An analytical I-V model for the short-channel MOSFET [see (1)] was fit to the simulated current-versus-voltage characteristics and then used to compute SRAM metrics such as read static noise margin (SNM) [12] , [14] , write current (I w ) [13], [14] , and read current, following the methodology described in [22] . Five simulated I-V targets corresponding to the operating biases most critical for modeling SRAM metrics, i.e., (V GS linear (V DS = 0.1 V) and saturation (V DS = 1.0 V) threshold voltage values, were used to fit the analytical I-V model for each case of +10% or −10% variation in channel length (L), channel width (W ), gate oxide thickness (T ox ) or V TH . Linear interpolation or extrapolation was then used to obtain the analytical I-V curves for arbitrary variations in L, W , T ox , and V TH , which were then used to compute the SRAM metrics. L, W , and T ox are assumed to have Gaussian distribution (with 3-sigma corresponding to ±10%), while the standard deviation in V TH due to random variations was determined as described in Section II-B.
B. Impact of Random Variations
The impacts of gate LER and RDF were evaluated via 3-D device and process simulations with atomistic doping profiles [7] . A scanning electron microscopy image of photoresist lines processed for the 22-nm node was sampled 100 times to provide the realistic gate electrode profiles for 3-D device simulations. Thirty kinetic Monte Carlo simulations-which account for reactions between defects and impurities as predicted by molecular dynamics-were performed for each of these gate electrode profile cases. The source/drain extensions in the bulk structure are formed by dopant ion implantation; the resultant defects result in larger I dsat variation for the bulk structure. In contrast, the source/drain extensions in the FD-SOI structure are formed by dopant diffusion; because implant damage is avoided, less I dsat variation (and smaller σ(V TH )) is seen for the FD-SOI structure. The device simulation results are shown in Fig. 3 . The impact of gate work function variations (WFVs) can be significant for nanometer-scale MOSFETs. Based on [15] , σ(V TH ) due to WFV is estimated to be 12.4 mV for the pull-down transistors in the 22-nm-node SRAM cell. Under the assumption that WFV is statistically independent of gate LER and RDF [16] , the total V TH variation is calculated as follows: Due to reduced V TH roll-off and light channel doping, the FD-SOI structure provides for a V TH variation smaller than that of the bulk structure: σ(V TH )| SOI = 26 mV versus σ(V TH )| BULK = 50 mV. It also shows less lowering of the average value of V TH due to atomistic doping effects.
III. SIX-TRANSISTOR SRAM CELL PERFORMANCE COMPARISON
A. Nominal Cell Design
Based on recent publications [17] - [21] , the dimensions for 22-nm-node 6-T SRAM cells were selected for this study. The cell layout parameters are summarized in Table III . Fig. 4(a) and (b) shows the butterfly plots and write-N curves, respectively, obtained using the analytical I-V model. Fig. 4 . Comparisons of (a) SNM and (b) write current (Iw), for V DD = 0.9 V. The write-ability of the FD-SOI SRAM cell is larger by 71%, but the SNM is lower by 10%.
Although the FD-SOI cell has a slightly lower SNM due to its lower switching voltage, it has higher write-ability (∼70% higher I w ) and read current (∼60% higher I read ). Thus, the FD-SOI cell offers a better tradeoff between read stability and write-ability, as compared to the bulk cell.
B. Dependency of SRAM Performance Metrics on Cell Ratio, Pull-Up Ratio, and V DD
For a fixed cell area, there is room to adjust the width of the pass-gate transistors (W PG ) in order to optimize the tradeoff between the various SRAM performance metrics (i.e., SNM, I w , and I read ). This is because the SNM increases with increasing cell (β) ratio (= W PD /W PG ), which decreases with increasing W PG ; I w increases with decreasing pull-up (α) ratio (= W PU /W PG ), which decreases with increasing W PG ; and I read increases directly with W PG . Fig. 5(a)-(c) shows the dependences of SNM, I w , and I read on cell ratio, pull-up ratio, and W PG , respectively. The improved tradeoff between read stability and write-ability offered by the FD-SOI cell can be evaluated graphically using these figures. For example, the FD-SOI can achieve comparable SNM (∼212 mV) as the bulk cell if W PG is decreased to 27.2 nm (so that cell ratio = W PD /W PG = 55 nm/27.2 nm = 2.02, and pull-up ratio = W PU /W PG = 32 nm/27.2 nm = 1.18), in which case I w (∼12.4 μA) is still 15% higher than that for the bulk cell (∼10.8 μA), and I read (∼15.5 μA) is still 34% higher than that for the bulk cell (11.6 μA). Fig. 6 compares the dependences of SNM, I w , and I read on V DD for this case (in which W PG is reduced to 27.2 nm for the FD-SOI cell). The FD-SOI benefit of improved write-ability (I w ) and speed (I read ) for comparable read stability (SNM) is retained as V DD is reduced.
IV. YIELD-AWARE SRAM CELL DESIGN
In Section III, the FD-SOI cell was shown to offer improved tradeoff between the nominal values of SNM and I w for a fixed cell area. In this section, the corresponding improvement in cell yield is evaluated using the concept of cell sigma, defined as the minimum amount of variation for read/write failure [22] . Assuming that the metric (SNM or I w ) has a Gaussian distribution, this is simply the mean divided by the standard deviation. If a metric "f " is subject to small independent parameter variations "x i " in a range such that "f " can be approximated as a linear Thus, this method of estimating SRAM yield is reasonably accurate [22] . As explained above, random variations due to gate LER and RDF, as well as global (Gaussian) variations due to processinduced variations (±10%) in gate length, channel width, gate oxide thickness, and body thickness [ Fig. 1(b) ] are considered.
A. Iso-Area Comparison
In the future, six-sigma (6σ) yield or larger will be required for large SRAM arrays to be functional. Fig. 7 shows the tradeoff between I w yield and SNM yield for FD-SOI and bulk cells, for V DD = 0.9 V. (W PG is varied along the curves.) In order for a cell design to meet the 6σ yield requirement, both SNM and I w must be able to tolerate at least 6σ variation. The FD-SOI Fig. 7 . Yield of Iw versus yield of SNM. The optimal design points for bulk and FD-SOI cells are indicated (corresponding to W PG = 35 nm for the optimal bulk cell and W PG = 40 nm for the optimal FD-SOI cell). Fig. 8 . By upsizing the bulk cell, yield that is comparable to that of the FD-SOI cell can be achieved. However, the tradeoff between yield of Iw and yield of SNM is more severe for the bulk cell due to lower drive current and larger random V TH variation.
cell can satisfy the 6σ yield requirement and achieves maximum cell sigma with W PG = 40 nm. Approximately 10 nm variation in W PG can be tolerated at this design point. In contrast, the bulk cell cannot satisfy the 6σ yield requirement. The optimal bulk cell design corresponds to W PG = 35 nm and has ∼1.2σ worse SNM yield and ∼ 2.2σ worse I w yield than the FD-SOI cell.
B. Iso-Yield Comparison
In order for the bulk cell to achieve > 6σ yield, comparable to that of the optimized FD-SOI cell (with W PG = 40 nm), the pull-down and pull-up transistor widths must be increased to W PD = 95 nm and W PU = 50 nm, respectively, so that the cell area is increased by ∼30% (from ∼ 0.075 μm 2 to ∼ 0.1 μm 2 ). In other words, the area savings offered by the FD-SOI cell is ∼25%. The resultant I w yield versus SNM yield curve is plotted in Fig. 8 , along with the curves from Fig. 7 . The spotlighted design point corresponds to W PG = 65 nm.
C. Minimum Operating Voltage (V min )
By plotting I w yield versus SNM yield for various values of V DD , V min can be estimated. Fig. 9(a) and (b) shows the impact of V DD reduction on yield for the bulk and FD-SOI cells, respectively. At V DD ∼ 0.6 V, the FD-SOI cell can no longer meet the 6σ criterion, i.e., V min ∼ 0.6 V. At V DD ∼ 0.8 V, the increased-area bulk cell can no longer meet the 6σ criterion, i.e., V min ∼ 0.8 V. The FD-SOI cell achieves lower V min because it provides for higher transistor drive current and reduced variability. Table IV summarizes the performance metrics of the FD-SOI and enlarged bulk SRAM cells at V min and nominal V DD .
V. CONCLUSION
Thin-BOX FD-SOI and bulk CMOSFET designs were optimized via 3-D process and device simulations for LOP CMOS technology at the 22-nm node. For the same I OFF , the FD-SOI device achieves higher drive current and reduced random V TH variation. Using an analytical model fit to the simulated I-V characteristics for the optimized device designs, 6-T SRAM cell performance metrics (i.e., SNM, I w , and I read ) were estimated. For a fixed cell area, FD-SOI technology was found to provide for improved SNM yield (by 1.2σ) and I w yield (by 2.2 σ). For fixed yield, the FD-SOI cell provides an area savings of ∼25%. The minimum operating voltage for 6σ yield (V min ) is ∼0.6 V for the FD-SOI cell, whereas it is > 0.8 V for the bulk cell. Thus, thin-BOX FD-SOI technology can facilitate the scaling of 6-T SRAM cell area and operating voltage.
APPENDIX
The analytical MOSFET I-V model used to estimate SRAM performance metrics in this work is
where C ox is the gate oxide capacitance per area, L is the gate length, W is the device width, I sub is the current level corresponding to V TH , S is the subthreshold swing, and V TH is the threshold voltage, which is dependent on drain bias (V TH = V T0 − DIBL * V DS ). μ l and μ s are the carrier mobility values in the linear and saturation regimes of operation, respectively. V 0 is defined as 1/(1 − μ s /2μ l ). E sat is the saturation electric field, which determines the amount of velocity saturation. m is a fitting parameter. As experimentally verified in [22] , this model accurately captures bulk MOSFET short-channel effects and operation in the subthreshold, linear, and saturation regimes. So long as the analytical I-V model can be well fit to the simulated (or measured) I-V data for FD-SOI devices, it can accurately represent their behavior as well.
